Memory controller for strobe-based memory systems

ABSTRACT

An integrated circuit (IC) memory controller is disclosed. The memory controller includes a receiver to receive a strobe signal and provide an internal strobe signal. An adjustable delay circuit delays an enable signal to generate a delayed enable signal. A gate circuit generates a gated strobe signal using the delayed enable signal that masks transitions of the internal strobe signal that occur prior to a valid region of the internal strobe signal. A sample circuit samples data using the gated strobe signal.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No.14/284,312, filed May 21, 2014, entitled MEMORY CONTROLLER FORSTROBE-BASED MEMORY SYSTEMS, which is a continuation of U.S. patentapplication Ser. No. 13/416,905, filed Mar. 9, 2012, entitled MEMORYCONTROLLER FOR STROBE-BASED MEMORY SYSTEMS, which is a continuation ofU.S. patent application Ser. No. 12/477,092, filed Jun. 2, 2009,entitled METHOD FOR CALIBRATING READ OPERATIONS IN A MEMORY SYSTEM,which is a continuation of U.S. patent application Ser. No. 11/019,432,filed Dec. 21, 2004, entitled STROBE MASKING IN A SIGNALING SYSTEMHAVING MULTIPLE CLOCK DOMAINS, now U.S. Pat. No. 7,543,172, issued Jun.2, 2009, which are hereby incorporated by reference in their entirety.

TECHNICAL FIELD

The disclosure herein relates generally to strobe-based informationtransfer systems, methods, and/or integrated circuits (“ICs”) that usestrobe-based data capture.

BACKGROUND

High-speed processor-based electronic systems include numerouscomponents or subsystems some or all of which are running at differentphases of a particular clock frequency (e.g., different clock domains).The communications between two components running in different clockdomains is complicated by the fact that the communication of informationmust occur across the different clock domains, referred to as a clockdomain crossing (“CDC”). As an example, a memory component of anelectronic system may be running in a first clock domain while a memorycontroller with which the memory component exchanges information isrunning in a second clock domain. Transferring data between the memorycontroller and the memory device typically involves a CDC between thefirst and second clock domains.

As a result of the different clock domains of the components of thesystem, communications of data or other information between twocomponents may also include a signal that indicates when the informationis valid. Returning to the example above the valid signal, referred toas a strobe signal, is a timing signal that is aligned to andaccompanies a data signal transmitted by the memory component (firstclock domain) to the memory controller (second clock domain). The strobesignal is used by the memory controller in controlling receipt of dataof the data signal.

Receipt or sampling of data under control of a strobe signal involvesuse of the strobe signal to generate sample clock signals that controlsampling instants of a receiver associated with a data line or pin ofthe memory component. It often becomes necessary to gate the strobesignal so that it is only active during “read” operations when data isbeing received from the memory device using timing information providedby the strobe signal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a system including a strobe-masking systemor circuit for generating masked strobe signals, under an embodiment.

FIG. 2 is a block diagram of a strobe-masking circuit for generatingmasked strobe signals, under an embodiment.

FIG. 3 is a flow diagram for masking strobe signals, under anembodiment.

FIG. 4 is a timing diagram showing signals of a host system including astrobe-masking system with an adjustable delay having one-half cycleplacement granularity, under an embodiment.

FIG. 5 is a timing diagram showing signals of a host system including astrobe-masking system with an adjustable delay having one-eighth cycleplacement granularity, under an embodiment.

FIG. 6 is a block diagram of a memory system that includes astrobe-masking circuit, under an embodiment.

FIG. 7 is a timing diagram showing signals of the memory systemincluding a strobe-masking system along with corresponding signal timingparameters, under an embodiment.

In the drawings, the same reference numbers identify identical orsubstantially similar elements or acts. To easily identify thediscussion of any particular element or act, the most significant digitor digits in a reference number refer to the Figure number in which thatelement is first introduced (e.g., element 160 is first introduced anddiscussed with respect to FIG. 1).

DETAILED DESCRIPTION

Systems, methods, and/or integrated circuits that use strobe-based datacapture for masking strobe signals in strobe-based systems are providedbelow. These systems and methods, also referred to herein asstrobe-masking systems and methods, receive a strobe signal (alsoreferred to as “DQS”, “sample signal”, and “data strobe”) from acomponent operating under one clock domain and in turn generate a maskedversion of the strobe signal. The masked version of the strobe signal isreferred to herein as a “masked strobe signal”. Components, such asintegrated circuit devices of a system in which the strobe-maskingsystem is hosted or to which the strobe-masking system couples use themasked strobe signal to receive or transfer data from the clock domainof the strobe signal through a mesochronous clock domain into adifferent clock domain. The data for transfer is received on a pin ordata line that originates at one or more components operating in thesame clock domain as the strobe signal. The masked strobe signaleliminates glitches from the strobe due to multi-driver bus handoffsthat can corrupt downstream data and following mesochronous CDC.

The strobe-masking system generates the masked strobe signal usinginformation of the strobe signal along with information of an enablesignal, where the enable signal and strobe signal originate in differentclock domains. The enable signal identifies or corresponds totransitions of the strobe signal that indicate the presence of validdata on a corresponding data signal or line, where the data signalcorresponds to the strobe signal. The strobe-masking system controls andapplies a delay to the enable signal as appropriate to timingdifferences between the different clock domains, and generates themasked strobe signal using information of both the delayed enable signaland the strobe signal. The masked strobe signal couples to, for example,a receiver or other input sampler to control transfer of data (of thedata line) between the clock domains.

The strobe-masking system is for use in strobe-based systems thatinclude strobe-based memory systems and memory devices, for example. Thestrobe-based memory systems may include double data rate synchronousdynamic random access memory devices (DDR SDRAM) as well as furthergenerations, such as DDR2 SDRAM and other DDR SDRAM variants, such asreduced latency DRAM (RLDRAM), RLDRAM2, Graphics DDR (GDDR) and GDDR2,GDDR3, to name a few, but are not limited to memory devices and systemsincorporating these memory devices.

In the following description, numerous specific details are introducedto provide a thorough understanding of, and enabling description for,embodiments of the strobe-masking system. One skilled in the relevantart, however, will recognize that these embodiments can be practicedwithout one or more of the specific details, or with other components,systems, etc. In other instances, well-known structures or operationsare not shown, or are not described in detail, to avoid obscuringaspects of the disclosed embodiments. As an example, the strobe-maskingsystem embodiments described herein are presented in the context oftransferring individual data bits DQ<X> (where DQ<X> represents any oneof a number of data lines DQ<N:0>, where X is any of data lines 0, 1, 2. . . N) using corresponding strobe signals DQS with the understandingthat the disclosed concepts apply to all data transfers betweendifferent clock domains.

FIG. 1 is a block diagram of a system 10 including a strobe-maskingsystem or circuit 100 for generating masked strobe signals (alsoreferred to herein as “DQS_Q”), under an embodiment. The strobe-maskingsystem 100 is a component of and/or coupled to one or more systems ordevices (not shown) as appropriate to the host system/device 10. Thestrobe-masking system 100 couples to receive a clock signal CLK and anenable signal EN from one or more components (not shown) operating undera first clock frequency or domain 101. The strobe-masking system 100also couples to a strobe signal DQS operating under a second clockfrequency or domain 102. The information of the strobe signal DQScorresponds to information of one or more data signals DQ<X> ofindividual data pins or lines originating from one or more components(not shown) in the second clock domain 102.

The strobe-masking system 100 generates a masked strobe signal DQS_Q inthe CDC using information of the strobe signal DQS along withinformation of the enable signal EN, where the enable signal ENidentifies or corresponds to transitions of the strobe signal DQS thatindicate the presence of valid data on the corresponding data signalDQ<X>. The strobe-masking system 100 applies a delay to the enablesignal EN as appropriate to timing differences between the differentclock domains 101 and 102, and generates the masked strobe signal DQS_Qusing information of both the delayed enable signal DQS_EN and thestrobe signal DQS.

The system 10 of an embodiment couples the masked strobe signal DQS_Q ofthe CDC to a receiver 20 for example to control transfer of data of thedata signal DQ<X> between the clock domains 101 and 102. The receiver 20couples to receive a data signal DQ<X> via lines 122. The data signalDQ<X> includes information of one data bit of an N-bit wide data bytetransferred to the receiver 20 from one or more devices (not shown)operating in the second clock domain 102 via signal lines or buses 122,for example. The receiver 20 samples the data signal DQ<X> in responseto the masked strobe signal DQS_Q as described below and outputs datasignal 130 (includes data <0:N>) to one or more component in the firstclock domain 101. While the strobe-masking system 100 of an embodimentcouples the masked strobe signal DQS_Q to a receiver 20 of one data bitof an N-bit wide data byte, the strobe-masking system of variousalternative embodiments may couple the masked strobe signal DQS_Q to anynumber and/or combination of receivers and/or buffers (not shown), forexample.

The strobe-masking system 100 of an embodiment includes a clock domaincrossing (“CDC”) circuit 160 coupled to a delay circuit 150 and a strobequalifier circuit 170. The delay circuit 150 couples to receive theclock signal CLK and enable signal EN. The clock signal CLK and enablesignal EN are received from one or more components (not shown) operatingunder the first clock frequency or domain 101. The delay circuit 150adjusts the phase relationship between the enable signal EN and strobesignal DQS by controlling and applying a delay to the enable signal ENin order to generate a delayed version of the enable signal. The delayedversion of the enable signal is also referred to herein as the “delayedenable signal” or “DQS_EN”. The delay value is controlled, for example,to optimally align the delayed enable signal DQS_EN with a valid segmentof the corresponding strobe signal DQS, as described below, but is notso limited. The optimal alignment can be with respect to the rising edgeor falling edge transitions of the signals.

The delay circuit 150 may include any number of circuits that generateand/or apply a delay or offset to a received signal (e.g., EN) in orderto produce a delayed version of the received signal. As an example, thedelay circuit 150 of an embodiment includes one or more of an adjustabledelay circuit or element 152, a delay select circuit 154, and a registerfile or condition circuit 156. The adjustable delay circuit 152 includesone or more delay elements that couple to receive the clock signal CLKand are slaved to a compensated locked loop structure like adelay-locked loop (“DLL”), for example. Under control of information ofthe condition circuit or register file 156, the delay select circuit 154controls or adjusts a delay period and generates the delayed enablesignal DQS_EN by applying the delay to the enable signal EN. The delaycircuit 150 of an embodiment supports delays or delay periods asappropriate to the host system 10 and/or delay parameters of one or morecomponents of the strobe masking system 100.

The strobe-masking system 100 couples the delayed enable signal DQS_ENto the CDC circuit 160. The CDC circuit 160 also couples to the strobesignal DQS. The CDC circuit 160 latches the delayed enable signal DQS_ENinto the clock domain of the strobe signal DQS in response to a validsegment of the strobe signal DQS and in so doing generates a version ofthe enable signal that is synchronized to a valid region or portion ofthe strobe signal DQS. This version of the enable signal that issynchronized to the strobe signal is referred to herein as the“synchronized enable signal” or “DQS_ENQ”.

The strobe-masking system 100 couples the synchronized enable signalDQS_ENQ to the strobe qualifier circuit 170 Like the CDC circuit 160,the strobe qualifier circuit 170 also couples to the strobe signal DQS.The strobe qualifier circuit 170 generates a masked strobe signal bygating the strobe signal DQS using the synchronized enable signalDQS_ENQ. The masked strobe signal, also referred to herein as the“qualified strobe signal” or “DQS_Q”, is output for use in performingdata transfers between components operating in two different clockdomains, where one clock domain is that of the enable signal EN and theother clock domain is that of the strobe signal DQS.

FIG. 2 is a block diagram of a strobe-masking circuit 200 for generatingmasked strobe signals, under an embodiment. The strobe-masking circuit200 includes a flip-flop 240 that couples to receive a clock signal CLKand an enable signal EN, both of which operate at a first clockfrequency. The flip-flop couples the enable signal EN to a delay circuit250 under control of the clock signal CLK. The delay circuit 250, inaddition to receiving the enable signal EN, couples to receive the clocksignal CLK. Components of the delay circuit 250 generate and/or apply adelay to the enable signal EN in order to generate a delayed enablesignal DQS_EN, as described above.

The strobe-masking circuit 200 couples the delayed enable signal DQS_ENto a latch circuit 260, also referred to as the CDC circuit. The latchcircuit 260 also couples to receive the strobe signal DQS, where thestrobe signal DQS originates in a different clock or frequency domainfrom that of the clock signal CLK and enable signal EN. Components ofthe strobe-masking circuit 200 couple to the strobe signal DQS via asignal conditioner 220 like an amplifier for example, but are not solimited. In response to an edge transition of the strobe signal DQS,indicating the start of a valid region of the strobe signal DQS, thelatch circuit 260 latches the delayed enable signal DQS_EN into theclock domain of the strobe signal DQS. The latch circuit 260 outputs thesynchronized enable signal DQS_ENQ synchronized to a valid region orportion of the strobe signal DQS.

The strobe-masking circuit 200 couples the synchronized enable signalDQS_ENQ to a first input of an AND gate 270, also referred to as thestrobe qualifier circuit 270. The strobe signal DQS couples to a secondinput of the AND gate 270. The AND gate 270 outputs a masked orqualified strobe signal DQS_Q by gating the strobe signal DQS using thesynchronized enable signal DQS_ENQ. While the strobe-masking circuit 200of an embodiment uses the AND gate 270, alternative embodiments can useany combination of logic circuits to generate the masked strobe signalDQS_Q.

The delay circuit 250 may include any number of circuits thatgenerate/control delay elements and/or apply delays or offsets to areceived signal (e.g., EN) in order to produce a delayed signal, asdescribed above. As one example the delay circuit 250 includes a numberof delay elements that couple to receive the clock signal CLK and areslaved to a DLL. Components of the delay circuit 250 select one of thedelayed signals for use in generating the delayed enable signal. Theselection of a delayed clock signal, and consequently an amount of delayto be applied to the enable signal, is performed in response toinformation of signal parameters of the host system and/or thestrobe-masking system. Examples of the signal parameters include one-waysignal propagation delays, round-trip propagation delays, the intrinsiccycle-based delays of the system, the signal propagation time betweencomponents of the host system, as well as intrinsic delays of devices ofthe various system components and circuits, to name a few.

The signal parameter information of the host system is determined duringa calibration or initialization process for example, and may berepresented by the contents of register files or programmable registers.The register files may be components of and/or coupled to the delaycircuit 250. The calibration process includes manual processes and/orautomatic processes performed by error detection circuitry. The contentof the register files is determined using information of the calibrationor initialization process and automatically and/or manually programmedinto the register files. Once programmed, the register file contentscontrol generation of the delayed enable signal during operation of thestrobe-masking system.

Generally, the calibration process characterizes two or more signalchannels by comparing relative timing information of signals on thechannels. As an example, the calibration process of an embodiment maycompare relative timing information of each of the enable signal EN(first clock domain) and the strobe signal DQS (second clock domain). Inso doing, the calibration process determines an amount of delay that isoptimal for use in generating the delayed enable signal that bestcorresponds to a valid portion of the strobe signal DQS.

Regarding the calibration process (automatic or manual) of anembodiment, and taking a memory system as an example, a memorycontroller or other component of a host system places one or morecomponents of the memory system in a calibration mode. In thecalibration mode, the memory controller performs a series of dummy readoperations during which a number of read operations are performed, whereeach read operation is performed using different ones of delayed enablesignals. A dummy read is generally defined to include a process in whicha memory controller or controller interface circuit performs reads ofpre-specified data stored in a memory component, independent of any dataneeds of components of the memory system or other higher layermachine-readable code; these reads are performed at power-up, or otherintervals during which the memory component is not otherwise used.Comparisons of data read during respective dummy reads allows foridentification of successful read operations, and comparisons of timinginformation of successful read operations allows for identification of adelayed enable signal that provides the optimal timing margin. The logicvalues or other register values that identify the delayed clock signalproviding the best timing margin are then programmed into theprogrammable registers for control of delayed enable signal generation.

In the embodiments in which multiple devices are coupled to receive thesame master DQS receiver, either an average optimal value or discretevalues may be stored in the programmable registers for control ofcorresponding delayed enable signal generation. The optimal or discretevalues can be switched on the fly as appropriate to the pre-specifiedprecision of the host system.

The delay circuit 250 of an embodiment also controls the respectivedelays or offsets generated by the delay elements within a pre-specifiedrange in response to variations in operating and/or environmentalparameters of the host system and/or strobe-masking system. Theoperating or process parameters include, for example, the speed ofoperation, but can include numerous other parameters as appropriate. Theenvironmental parameters include, for example temperature and/or powersupply voltage, but can include numerous other parameters asappropriate.

FIG. 3 is a flow diagram for masking strobe signals, under anembodiment. The strobe-masking system of an embodiment generates adelayed enable signal by applying a delay to a received enable signal,at block 302. The frequency of the received enable signal corresponds toa first clock as described above. The strobe-masking system controls aperiod of the delay, at block 304, so as to position a transitioningedge of the delayed enable signal to coincide in time with a validregion of the strobe signal. Control of the delay of an embodimentincludes determining an amount or period of delay in response torelative timing differences between the first and second clock domainsand, more particularly, to relative timing differences between theenable signal and valid segments of the corresponding strobe signal.Control of the delay of an embodiment further includes compensating thedelay in response to variations in one or more operating parameters ofthe host system and/or the strobe-masking system. The operatingparameters may include at least one of process, temperature, andvoltage, as well as other parameters as appropriate to the host system.

The delayed enable signal is synchronized to a valid period of areceived strobe signal, at block 306, resulting in generation of asynchronized enable signal. The frequency of the strobe signalcorresponds to a second clock as described above, where the second clockcan operate either at the same frequency or at a different frequencythan the first clock. The strobe-masking system generates a maskedstrobe signal from the synchronized enable signal, at block 308.Generation of the masked strobe signal includes gating the strobe signalusing the synchronized enable signal, but is not so limited.

The strobe-masking system includes an adjustable or selectable delay foruse in generating a delayed enable signal and a qualified or maskedstrobe signal, as described above. The adjustable delay facilitatesreduction or elimination of the arbitrary strobe latency typical ofstrobe-based systems by accurately positioning or placing atransitioning edge of the delayed enable signal relative to a validportion of the strobe signal. However, some uncertainty is inherent inthe placement of the delayed enable signal relative to the strobesignal, and this uncertainty or granularity is referred to herein as“placement granularity”.

Using the strobe-masking system as an example, the adjustable delayplaces an active region edge-transition of the delayed enable signalrelative to a pre-specified segment of the strobe signal. The placementgranularity in the CDC affects the accuracy of the signal placementbecause, when considered together with the size of the pre-specifiedsegment, the placement granularity determines the amount of timingmargin or slack (referred to herein as “CDC margin”) remaining toaccommodate other timing variations of the system signal channels. Asfrequencies of operation increase, more timing margin is needed in theCDC because the various other timing variations of the channel consumelarger portions of the timing margin. The use of delay elements havingfiner grain resolution (e.g., 0.25 cycle, 0.125 cycle, or 0.0625 cycle)to form the adjustable delay of an embodiment therefore reduces themagnitude of the placement granularity and increases the CDC margins, asdescribed in the two examples below.

In a first example, the strobe-masking system may include an adjustabledelay with a placement granularity of approximately one-half (0.5) cycle(i.e., 180 degrees) of the clock signal. FIG. 4 is a timing diagram 400showing signals of a host system including a strobe-masking system withan adjustable delay having one-half cycle placement granularity 420,under an embodiment. As described above with reference to FIG. 1, thesignals include a clock signal CLK, enable signal EN, delayed enablesignal DQS_EN, strobe signal DQS, synchronized enable signal DQS_ENQ,and masked or qualified strobe signal DQS_Q. The clock signal and theenable signal EN originate under the same clock domain, so these signalsare relatively edge-aligned (edge-transitions 430 and 440). However, thestrobe signal DQS originates under a different clock domain and thus hasno pre-specified alignment relative to the clock or enable EN signals.This example assumes the strobe signal DQS is one-half cycle out ofalignment relative to a rising edge transition 432 of the clock signal,but the signal relationships are not so limited.

The strobe signal DQS includes a valid region during which data of acorresponding data signal (not shown) is valid. The valid region of thestrobe signal DQS includes a preamble region 404 (approximately oneclock cycle in length as defined by edge-transitions 402 and 406), afirst valid signal 408 (defined by edge-transitions 406 and 410), asecond valid signal 414 (defined by edge-transitions 412 and 416), and apost-amble region (approximately one-half clock cycle in length asdefined by edge-transitions 416 and 418), but various alternativeembodiment can accommodate strobe signals having different structures.

The strobe-masking system determines an appropriate delay to be appliedto the enable signal EN during a calibration process in response to therelative timing differences between the enable signal EN and the strobesignal DQS. The amount of delay appropriate under this embodimentpositions the active portion of the enable signal EN approximatelycoincidental with the valid region of the strobe signal DQS. Forexample, the first edge-transition 402 of the strobe signal valid regionis offset approximately one and one-half (1.5) cycles relative to arising edge transition 440 of the enable signal EN. Therefore,accounting for the duration of the preamble region 404, thestrobe-masking system generates the delayed enable signal DQS_EN bydelaying the enable signal EN approximately two clock cycles (1.5 cyclealignment difference+0.5 cycle (for approximate placement in the middleof the preamble region 404)=2 cycle delay).

Considering the approximately one-half cycle placement granularity 420associated with the delayed enable signal DQS_EN of this example, therising-edge transition 450 of the delayed enable signal DQS_EN ispositioned to coincide in time with the preamble region 404 of thestrobe signal DQS. This positioning of the delayed enable signal DQS_ENrelative to the strobe signal DQS provides a total timing margin ofone-half cycle relative to the edge-transitions 402/406 that define thepreamble region 404. While the total timing margin may be distributed innumerous different proportions across the preamble region 404, theone-half cycle timing margin of this example provides a maximumone-quarter (0.25) cycle margin 460/462 between the delayed enablesignal DQS_EN rising-edge transition 450 relative to any edge-transition402/406 of the strobe signal preamble region 404.

Assuming an active period of two clock cycles for the delayed enablesignal DQS_EN, and again considering the placement granularity 402, thefalling-edge transition 452 of the delayed enable signal DQS_EN ispositioned within one-quarter cycle of the falling-edge transition 416of the second valid signal 414 of the strobe signal DQS. Thispositioning of the delayed enable signal DQS_EN relative to the strobesignal DQS provides a total timing margin of one-half cycle relative toboth the rising edge-transition 412 of the second valid signal and therising edge-transition 418 that defines the end of the strobe signalvalid region (end of the post-amble region). While the timing margin maybe distributed in numerous different proportions, the one-half cycletiming margin of this example provides a maximum one-quarter cyclemargin 464/466 between the delayed enable signal DQS_EN falling-edgetransition 452 and both of the rising edge-transition 412 of the secondvalid signal 414 and the edge-transition 418 defining termination of thestrobe signal valid region.

The total timing margin resulting from use of delay elements withone-half cycle placement granularity of this example ensures therelative alignment of the active portion of the delayed enable signalDQS_EN and the strobe signal valid region while accommodating otherperturbations in system signal timing that may affect the relativeposition of these signals. Latching of the delayed enable signal DQS_ENinto the clock domain of the strobe signal DQS, and gating of the strobesignal DQS using this latched signal DQS_ENQ, produces a masked strobesignal DQS_Q having little or none of the arbitrary latency of theasynchronous strobe signal DQS.

The strobe-masking system of an embodiment further improves or increasesthe timing margin through the use of an adjustable delay having a finerplacement granularity. In a second example, the strobe-masking systemmay include an adjustable delay with a placement granularity ofapproximately one-eighth (0.125) cycle (i.e., 45 degrees) of the clocksignal. FIG. 5 is a timing diagram 500 showing signals of a host systemincluding a strobe-masking system with an adjustable delay havingone-eighth cycle placement granularity 520, under an embodiment. Thisexample assumes the strobe signal DQS is one-half cycle out of alignmentrelative to a rising edge transition 532 of the clock signal, but thesignal relationships are not so limited.

The strobe signal DQS includes a valid region during which data of acorresponding data signal (not shown) is valid. The valid region of thestrobe signal DQS includes a preamble region 504 (approximately oneclock cycle in length as defined by edge-transitions 502 and 506), afirst valid signal 508 (defined by edge-transitions 506 and 510), asecond valid signal 514 (defined by edge-transitions 512 and 516), and apost-amble region (approximately one-half clock cycle in length asdefined by edge-transitions 516 and 518), but various alternativeembodiment can accommodate strobe signals having different structures.

The strobe-masking system determines an appropriate delay to be appliedto the enable signal EN during a calibration process in response to therelative timing differences between the enable signal EN and the strobesignal DQS. The amount of delay appropriate under this embodimentpositions the active portion of the enable signal EN approximatelycoincidental with the valid region of the strobe signal DQS. Forexample, the first edge-transition 502 of the strobe signal valid regionis offset approximately one and one-half (1.5) cycles relative to arising edge transition 540 of the enable signal EN. Therefore,accounting for the duration of the preamble region 504, thestrobe-masking system generates the delayed enable signal DQS_EN bydelaying the enable signal EN approximately two clock cycles (1.5 cyclealignment difference+0.5 cycle (for approximate placement in the middleof the preamble region 504)=2 cycle delay).

Considering the approximately one-eighth cycle placement granularity 520associated with the delayed enable signal DQS_EN of this example, therising-edge transition 550 of the delayed enable signal DQS_EN ispositioned to coincide in time with the preamble region 504 of thestrobe signal DQS. This positioning of the delayed enable signal DQS_ENrelative to the strobe signal DQS provides a seven-eighths (0.875) cycletotal timing margin relative to the edge-transitions 502/506 that definethe preamble region 504. While the total timing margin may bedistributed in numerous different proportions across the preamble region504, the seven-eighths cycle timing margin of this example provides amaximum margin 560/562 of approximately seven-sixteenths (0.44) cyclebetween the delayed enable signal DQS_EN rising-edge transition 550relative to any edge-transition 502/506 of the strobe signal preambleregion 504.

Assuming an active period of two clock cycles for the delayed enablesignal DQS_EN, and again considering the placement granularity 502, thefalling-edge transition 552 of the delayed enable signal DQS_EN ispositioned within one-sixteenth cycle of the falling-edge transition 516of the second valid signal 514 of the strobe signal DQS. Thispositioning of the delayed enable signal DQS_EN relative to the strobesignal DQS provides a total timing margin of seven-eighths cyclerelative to both the rising edge-transition 512 of the second validsignal and the rising edge-transition 518 that defines the end of thestrobe signal valid region (end of the post-amble region). While thetiming margin may be distributed in numerous different proportions, theseven-eighths cycle timing margin of this example provides a maximummargin 564/566 of approximately seven-sixteenths cycle between thedelayed enable signal DQS_EN falling-edge transition 552 and both of therising edge-transition 512 of the second valid signal 514 and theedge-transition 518 defining termination of the strobe signal validregion.

The total timing margin resulting from use of delay elements withone-eighth cycle placement granularity of this example ensures therelative alignment of the active portion of the delayed enable signalDQS_EN and the strobe signal valid region while accommodating otherperturbations in system signal timing that may affect the relativeposition of these signals. Latching of the delayed enable signal DQS_ENinto the clock domain of the strobe signal DQS, and gating of the strobesignal DQS using this latched signal DQS_ENQ, produces a masked strobesignal DQS_Q having little or none of the arbitrary latency of theasynchronous strobe signal DQS.

As one example of a system that includes the strobe-masking system, FIG.6 is a block diagram of a memory system 600 that includes astrobe-masking circuit 100, under an embodiment. This memory system 600includes a memory controller 602 coupled to one or more memorycomponents 604; while one memory component is shown the embodiment isnot limited to any particular number of memory components. The memorycontroller 602 can be a discrete IC device (e.g., a chipset) or can beintegrated with a central processor or microprocessor IC, but is not solimited. The memory controller 602 operates in one clock domain, whilethe memory component 604 operates in a different clock domain. Whilecomponents of the memory system 600 are described below with referenceto read operations, the memory system 600 is not so limited as itoperates in a number of modes including calibrate, transmit or write,and/or receive or read modes.

Components of the memory controller used for read operations with thememory component include a strobe masking circuit 100, one or more delayelements 610, a receiver or input sampler 620, and a buffer 630. Thememory controller 602 couples a system clock signal PCLK to the memorycomponent 604. The signal propagation time of the system clock signalPCLK between the memory controller 602 and the memory component 604“t_(FTCLK)”. The delay element 610 couples to receive a strobe signalDQS from the memory component 604, and the propagation time of thestrobe signal DQS from the memory component 604 to the memory controller602 is referred to as “t_(FTRDQS)”. The delay element 610 applies adelay to the strobe signal DQS (as appropriate to relative timingdifferences of a corresponding data signal DQ) and outputs a delayedversion of the strobe signal DQS′. The delayed strobe signal DQS′couples to the strobe-masking circuit 100.

The strobe masking circuit 100, using information of a read enablesignal REN, operates as described above to generate a masked strobesignal DQS-Q for use in transferring data across the clock domaincrossing. The masked strobe signal DQS_Q couples to the receiver 620along with a data signal DQ from the memory component 604. The datasignal DQ of an embodiment may couple to the receiver 620 through atleast one data delay element (not shown) but is not so limited. Thereceiver 620 samples the data signal DQ under control of the maskedstrobe signal DQS_Q, and transfers or couples the sampled data acrossthe clock domain crossing to the buffer 630. The buffer 630 provides thereceived data as output 640 to a requesting device (not shown).

Using this memory system 600 as an example, and with further referenceto FIGS. 4 and 5, parameters can be developed that specify timingrelationships between the system clock signal, the strobe signal DQS,and the delayed enable signal DQS_EN generated by the strobe-maskingcircuit. FIG. 7 is a timing diagram 700 showing signals of the memorysystem including a strobe-masking system along with corresponding signaltiming parameters, under an embodiment. The signals include the systemclock signal PCLK, enable (read-enable) signal REN, strobe signal DQS,and delayed enable signal DQS_EN. The strobe masking circuit generatesthe delayed enable signal DQS_EN as described above and, in response toan edge transition of the strobe signal DQS that indicates the start ofa valid region of the strobe signal DQS, latches the delayed enablesignal DQS_EN into the clock domain of the strobe signal DQS. The memorysystem of an embodiment includes a parameter referred to as “t_(REA)” todescribe the timing relationship between the strobe signal DQS and thesystem clock signal PCLK as

t _(REA)=(2.0·PCLK)+t _(FTCLK) +t _(FTRDQS)

The memory system of an embodiment also includes a parameter referred toas “t_(REA) _(—) _(MASK)” to describe the timing relationship betweenthe delayed strobe signal DQS_EN and the system clock signal PCLK as

t _(REA) _(—) _(MASK)=(1.5·PCLK)+t _(FTCLK) +t _(FTRDQS).

The components of the strobe-masking systems described above include anycollection of computing components and devices operating together. Thecomponents of the strobe-masking systems can also be components orsubsystems within a larger computer system or network. Thestrobe-masking system components can also be coupled among any number ofcomponents (not shown), for example other buses, controllers, memorydevices, and data input/output (I/O) devices, in any number ofcombinations. Many of these system components may be soldered to acommon printed circuit board (for example, a graphics card or gameconsole device), or may be integrated in a system that includes severalprinted circuit boards that are coupled together in a system, forexample, using connector and socket interfaces such as those employed bypersonal computer motherboards and dual inline memory modules (“DIMM”).In other examples, complete systems may be integrated in a singlepackage housing using a system in package (“SIP”) type of approach.Integrated circuit devices may be stacked on top of one another andutilize wire bond connections to effectuate communication between chipsor may be integrated on a single planar substrate within the packagehousing.

Further, functions of the strobe-masking system components can bedistributed among any number/combination of other processor-basedcomponents. The strobe-masking systems described above include, forexample, various dynamic random access memory (DRAM) systems. Asexamples, the DRAM memory systems can include double data rate (“DDR”)systems like DDR SDRAM as well as DDR2 SDRAM and other DDR SDRAMvariants, such as Graphics DDR (“GDDR”) and further generations of thesememory technologies, i.e., GDDR2, and GDDR3, but is not limited to thesememory systems. The memory systems may include any number and/orcombination of discrete components. Alternatively, the memory systemsmay include any number and/or combination of components implemented on achip.

Aspects of the strobe-masking systems described herein may beimplemented as functionality programmed into any of a variety ofcircuitry, including programmable logic devices (PLDs), such as fieldprogrammable gate arrays (FPGAs), programmable array logic (PAL)devices, electrically programmable logic and memory devices and standardcell-based devices, as well as application specific integrated circuits(ASICs). Some other possibilities for implementing aspects of thestrobe-masking systems include: microcontrollers with memory (such aselectronically erasable programmable read only memory (EEPROM)),embedded microprocessors, firmware, software, etc. Furthermore, aspectsof the strobe-masking systems may be embodied in microprocessors havingsoftware-based circuit emulation, discrete logic (sequential andcombinatorial), custom devices, fuzzy (neural) logic, quantum devices,and hybrids of any of the above device types. Of course the underlyingdevice technologies may be provided in a variety of component types,e.g., metal-oxide semiconductor field-effect transistor (MOSFET)technologies like complementary metal-oxide semiconductor (CMOS),bipolar technologies like emitter-coupled logic (ECL), polymertechnologies (e.g., silicon-conjugated polymer and metal-conjugatedpolymer-metal structures), mixed analog and digital, etc.

It should be noted that the various circuits disclosed herein may bedescribed using computer aided design tools and expressed (orrepresented), as data and/or instructions embodied in variouscomputer-readable media, in terms of their behavioral, registertransfer, logic component, transistor, layout geometries, and/or othercharacteristics. Formats of files and other objects in which suchcircuit expressions may be implemented include, but are not limited to,formats supporting behavioral languages such as C, Verilog, and HLDL,formats supporting register level description languages like RTL, andformats supporting geometry description languages such as GDSII, GDSIII,GDSIV, CIF, MEBES and any other suitable formats and languages.Computer-readable media in which such formatted data and/or instructionsmay be embodied include, but are not limited to, non-volatile storagemedia in various forms (e.g., optical, magnetic or semiconductor storagemedia). Also it includes carrier waves that may be used to transfer suchformatted data and/or instructions through wireless, optical, or wiredsignaling media or any combination thereof. Examples of transfers ofsuch formatted data and/or instructions by carrier waves include, butare not limited to, transfers (uploads, downloads, e-mail, etc.) overthe Internet and/or other computer networks via one or more datatransfer protocols (e.g., HTTP, FTP, SMTP, etc.).

When received within a computer system via one or more computer-readablemedia, such data and/or instruction-based expressions of the abovedescribed circuits may be processed by a processing entity (e.g., one ormore processors) within the computer system in conjunction withexecution of one or more other computer programs including, withoutlimitation, netlist generation programs, place and route programs andthe like, to generate a representation or image of a physicalmanifestation of such circuits. Such representation or image maythereafter be used in device fabrication, for example, by enablinggeneration of one or more masks that are used to form various componentsof the circuits in a device fabrication process.

Unless the context clearly requires otherwise, throughout thedescription and the claims, the words “comprise,” “comprising,” and thelike are to be construed in an inclusive sense as opposed to anexclusive or exhaustive sense; that is to say, in a sense of “including,but not limited to.” Words using the singular or plural number alsoinclude the plural or singular number respectively. Additionally, thewords “herein,” “hereunder,” “above,” “below,” and words of similarimport refer to this application as a whole and not to any particularportions of this application. When the word “or” is used in reference toa list of two or more items, that word covers all of the followinginterpretations of the word: any of the items in the list, all of theitems in the list and any combination of the items in the list.

The above description of illustrated embodiments of the strobe-maskingsystems is not intended to be exhaustive or to limit the strobe-maskingsystems to the precise form disclosed. While specific embodiments of,and examples for, the strobe-masking systems are described herein forillustrative purposes, various equivalent modifications are possiblewithin the scope of the strobe-masking systems, as those skilled in therelevant art will recognize. The teachings of the strobe-masking systemsprovided herein can be applied to other processing systems and methods,not only for the systems and methods described above.

The elements and acts of the various embodiments described above can becombined to provide further embodiments. These and other changes can bemade to the strobe-masking systems and methods in light of the abovedetailed description.

In general, in the following claims, the terms used should not beconstrued to limit the strobe-masking systems to the specificembodiments disclosed in the specification and the claims, but should beconstrued to include all processing systems that operate under theclaims. Accordingly, the strobe-masking systems are not limited by thedisclosure, but instead the scope of the strobe-masking systems is to bedetermined entirely by the claims.

While certain aspects of the strobe-masking systems are presented belowin certain claim forms, the inventors contemplate the various aspects ofthe strobe-masking systems in any number of claim forms. For example,while only one aspect of the strobe-masking systems is recited asembodied in machine-readable medium, other aspects may likewise beembodied in machine-readable medium. Accordingly, the inventors reservethe right to add additional claims after filing the application topursue such additional claim forms for other aspects of thestrobe-masking systems.

1. (canceled)
 2. An integrated circuit (IC) memory controllercomprising: a timing signal pin to receive a timing signal having firsttiming information; a delay circuit to delay an enable signal by aselectable delay to generate a delayed enable signal having secondtiming information, the enable signal corresponding to transitions ofthe timing signal that indicate the presence of valid data; a maskcircuit to generate a masked timing signal using the first timinginformation and the second timing information; and a sampler to sampledata using the masked timing signal.
 3. The IC memory controlleraccording to claim 2, wherein the mask circuit masks at least a portionof the timing signal in generating the masked timing signal.
 4. The ICmemory controller according to claim 3, wherein the timing signal is astrobe signal having preamble transitions and postamble transitions, andwherein the mask circuit masks at least one of the preamble transitionsor the postamble transitions in generating the masked timing signal. 5.The IC memory controller according to claim 2, embodied as a dynamicrandom access memory (DRAM) memory controller.
 6. The IC memorycontroller according to claim 2, wherein the delay circuit isresponsive, during an initialization mode, to programming of a valuerepresenting the selectable delay.
 7. The IC memory controller accordingto claim 6, further comprising storage to store the value correspondingto the selectable delay determined during the initialization mode, thestorage accessible by the delay circuit during an operation mode.
 8. TheIC memory controller according to claim 7, wherein the storage comprisesa programmable register.
 9. A method of operation in a memorycontroller, the method comprising: receiving a timing signal havingfirst timing information; delaying an enable signal by a selectabledelay to generate a delayed enable signal having second timinginformation, the enable signal corresponding to transitions of thetiming signal that indicate the presence of valid data; generating amasked timing signal using the first timing information and the secondtiming information; and sampling data using the masked timing signal.10. The method according to claim 9, wherein generating a masked timingsignal comprises: masking at least a portion of the timing signal. 11.The method according to claim 10, wherein the timing signal is a strobesignal having preamble transitions and postamble transitions, andwherein the masking comprises: masking at least one of the preambletransitions or the postamble transitions in generating the masked timingsignal.
 12. The method according to claim 9, further comprisingreceiving the enable signal from a memory device.
 13. The methodaccording to claim 9, further comprising: during an initialization mode,programming of a value representing the selectable delay.
 14. The methodaccording to claim 13, further comprising: storing the value; and duringan operation mode, retrieving the value for use as the selectable delay.15. An integrated circuit (IC) chip comprising: memory control circuitryincluding means for receiving a timing signal having first timinginformation; means for delaying an enable signal by a selectable delayto generate a delayed enable signal having second timing information,the enable signal corresponding to transitions of the timing signal thatindicate the presence of valid data; means for generating a maskedtiming signal using the first timing information and the second timinginformation; and means for sampling data using the masked timing signal.16. The IC chip according to claim 15, embodied as a dynamic randomaccess memory (DRAM) memory controller.
 17. The IC chip according toclaim 15, wherein the means for generating a masked timing signalcomprises: a mask circuit to mask at least a portion of the timingsignal in generating the masked timing signal.
 18. The IC chip accordingto claim 17, wherein the timing signal is a strobe signal havingpreamble transitions and postamble transitions, and wherein the maskcircuit masks at least one of the preamble transitions or the postambletransitions in generating the masked timing signal.
 19. The IC chipaccording to claim 15, wherein the means for delaying comprises a delaycircuit, and wherein the delay circuit is responsive, during aninitialization mode, to programming of a value representing theselectable delay.
 20. The IC chip according to claim 19, furthercomprising: storage to store the value corresponding to the selectabledelay determined during the initialization mode, the storage accessibleby the delay circuit during an operation mode.
 21. The IC chip accordingto claim 20, wherein the storage comprises a programmable register.